

Hideki AGARI et al., Application No. 10/594,542
Page 2

Dkt. 2271/76931

Listing of Claims

The following listing of claims will replace all prior versions, and listings, of claims in the subject application:

1. (currently amended) A semiconductor apparatus comprising:

a substrate with a pad;

an internal circuitry region; and

a protection resistance formed on the substrate, the pad being connected to a first electrode of the protection resistance by a wiring;

the internal circuitry region being connected to a second electrode of the protection resistance by a wiring; and

the protection resistance protecting the internal circuitry region from electrostatic discharging;

wherein the pad is placed between the protection resistance and the internal circuitry region, and

wherein the protection resistance comprises a well region formed in the substrate.

2. (original) The semiconductor apparatus as claimed in claim 1, wherein a distance between the pad and the first electrode and a distance between the pad and the second electrode are substantially the same.

3. (previously presented) A semiconductor apparatus comprising:

a substrate with a pad;

Hideki AGARI et al., Application No. 10/594,542
Page 3

Dkt. 2271/76931

an internal circuitry region; and

a protection resistance formed on the substrate, the pad being connected to a first electrode of the protection resistance by a wiring;

the internal circuitry region being connected to a second electrode of the protection resistance by a wiring; and

the protection resistance protecting the internal circuitry region from electrostatic discharging;

wherein the pad is placed between the protection resistance and the internal circuitry region, and

wherein a distance between the first electrode and the internal circuitry region is greater than a distance between the second electrode and the internal circuitry region.

4. (original) The semiconductor apparatus as claimed in claim 3, wherein

the substrate is provided with a guard ring region surrounding the pad, the internal circuitry region, and the protection resistance; and

distances from two sides of the first electrode being rectangular to the guard ring region adjacent to the first electrode are substantially equal.

5. (original) The semiconductor apparatus as claimed in claim 4, wherein

the protection resistance comprises a well region formed in the substrate; and

distances from the two sides of the first electrode to edge portions of the well region adjacent to the first electrode are substantially equal.

Hideki AGARI et al., Application No. 10/594,542
Page 4

Dkt. 2271/76931

6. (original) The semiconductor apparatus as claimed in claim 5, wherein distances from two edge portions of the well region to the guard ring region adjacent to the well region are substantially equal.

7. (original) The semiconductor apparatus as claimed in claim 3, wherein the pad is placed on an insulating layer on the protection resistance.

8. (original) The semiconductor apparatus as claimed in claim 1, wherein the protection resistance is formed by an impurity diffusion layer.

9. (original) The semiconductor apparatus as claimed in claim 1, wherein a protection circuit is formed by the protection resistance and a protection transistor included in the internal circuitry region.

Claim 10 (canceled).

11. (previously presented) The semiconductor apparatus as claimed in claim 1, wherein the protection resistance comprises a region directly contacting the substrate.